URN etd-0407109-183712-1003
Author LIN CHIA HSIEN
Author's Email Address No Public.
Statistics This thesis had been viewed 45 times. Download 0 times.
Department
Year 2004
Semester 1
Degree Master
Type of Document Master's Thesis
Language zh-TW.Big5 Chinese
Title A Computer-Aided Scheme of Threshold Voltage Measurement for Floating-Gate MOS Transistor
Date of Defense 0000-00-00
Page Count 53
Keyword
Floating-gate MOS transistor
capacitive-coupling ratio
threshold voltage
feedback technology

Abstract
In this paper, analog multiplexers, a threshold voltage measurement block, 16-bit A/D converter and a computer are employed to achieve a new scheme of threshold voltage measurement for floating-gate MOS transistor (FGT). The feedback technology is applied so that the threshold voltage can be measured with good accuracy. The threshold voltage measurement with a maximum error equal to 1 % can be achieved. The proposed scheme does not require any matched component and thus it can be applied effectively to threshold voltage measurement for multiple FGTs. The sampling time of the threshold voltage measurement is 3 ms. Dynamic responses and static characteristics are demonstrated with experimental results.
Advisory Committee An Sang Hou - advisor

Files No Any Full Text File.
Date of Submission 2005-08-02